A Refinement Method for Interference Analysis using the PHYLOG Modeling Language - ERTS2024 - Proceeding of the 12th European Congress on Embedded Real Time Systems
Conference Papers Year : 2024

A Refinement Method for Interference Analysis using the PHYLOG Modeling Language

Abstract

Temporal interference may occur in multicore processor systems due to tasks running in parallel competing for shared resources such as buses or memories. This paper presents a modelbased interference analysis based on the PHYLOG framework that intends to help in the certification process of multicore aeronautical systems. As PHYLOG does not define a clear modeling method, a refinement approach is proposed to model the system using the PHYLOG Modeling Language (PML). Our objective is to define a process that enables to build a model that is both precise and reliable so that analysis results are sound. The approach is finally validated on an industrial use case from the aerospace domain.
Fichier principal
Vignette du fichier
ERTS2024_paper_31 (3).pdf (1.54 Mo) Télécharger le fichier
Origin Files produced by the author(s)

Dates and versions

hal-04653727 , version 1 (19-07-2024)

Identifiers

  • HAL Id : hal-04653727 , version 1

Cite

Guillaume Brau, Eric Jenn, Emmanuel Courty, Kevin Delmas, Frédéric Boniol. A Refinement Method for Interference Analysis using the PHYLOG Modeling Language. 12th European Congress on Embedded Real Time Software and Systems (ERTS24), Jun 2024, Toulouse, France. ⟨hal-04653727⟩
305 View
52 Download

Share

More